Warning: count(): Parameter must be an array or an object that implements Countable in /customers/9/c/6/vlsiegypt.com/httpd.www/home/wp-includes/post-template.php on line 259

VHDL COURSE

Instructor:  Khalid Essam 
Date: May, 2 2014

 

Course Contents

  • Introduction
  • Basic Definitions
  • Basic Constructs, FPGA
  • FPGA Design Flow
  • Conceptual, Structural, and Behavioral Implementation
  • Basic Language Constructs of VHDL
  • Test Benches
  • When-Else
  • Selected Signal Assignment
  • Sequential Statements, Process and Variables
  • IF Statement
  • Case Statements and Loops
  • EDA Tools
  • Design Optimization – Operator Sharing
  • Design Optimization – Function Sharing
  • Design Layout Optimization
  • Sequential Circuit Design

 To view the course material Click Here!


 

Related posts:

 

Post a Comment

Your email is never published nor shared. Required fields are marked *

*
*

Facebook Comments